Unknown
Penryn (microarchitecture)
2007
desktop
Microarchitecture
Core
Historical hardware entry sourced from Wikipedia: Penryn (microarchitecture).
Key specifications
- Cores
- 1 / threads
- Clock
- 1.06 GHz to 3.33 GHz
general
| 10 nm | Tremont |
|---|---|
| 130 nm | Tualatin |
| 14 nm | Airmont |
| 180 nm | Coppermine |
| 22 nm | Silvermont |
| 250 nm | Deschutes |
| 32 nm | Saltwell |
| 350 nm | Pentium Pro(166–200 MHz) |
| 45 nm | Bonnell |
| 500 nm | Pentium Pro(150 MHz) |
| 65 nm | Yonah |
| 90 nm | Dothan |
| A1 | Sep 2008 |
| C0 | Nov 2007 |
| C1 | Mar 2008 |
| Cores | 1-4 (2-6 Xeon) |
| Dual-Core 45 nm | 45 nm |
| E0 | Aug 2008 |
| Extensions | MMX, SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.1VT-x, VT-d |
| FSB speeds | 533 MT/s to 1600 MT/s |
| Instruction set | x86-16, IA-32, x86-64 |
| Intel 18A | Arctic Wolf |
| Intel 3 | Arrow Lake-U |
| Intel 4 | Crestmont |
| Intel 7(10 nm ESF) | Gracemont |
| L1 cache | 64 KB per core |
| L2 cache | 1 MB to 12 MB unified |
| L3 cache | 8 MB to 16 MB shared (Xeon) |
| Launched | November 2007; 18 years ago (November 2007) |
| M0 | Mar 2008 |
| M1 | Mar 2008 |
| Max. CPU clock rate | 1.06 GHz to 3.33 GHz |
| Microarchitecture | Core |
| Model | P6 Family (Celeron, Pentium, Pentium Dual-Core, Core 2 range, Xeon) |
| N3B (TSMC) | Skymont |
| NetBurst | Katmai |
| NetBurst(HT) | Pentium M |
| Predecessor | Core |
| Quad-Core 45 nm | 45 nm |
| R0 | Aug 2008 |
| Single-Core 45 nm | 45 nm |
| Six-Core 45 nm | 45 nm |
| Sockets | Socket M (μPGA 478)Socket P (μPGA 478)Socket T (LGA 775)FCBGA (μBGA 479)FCBGA (μBGA 965) |
| Successor | Nehalem |
| Transistors | 228M to 820M 45 nm |
Saved for this visit only — sign in to keep forever.
Sources
- WIKIPEDIA_PROCESSORS · 2 weeks ago