Unknown
P6 (microarchitecture)
2006
desktop
Microarchitecture
P6
Historical hardware entry sourced from Wikipedia: P6 (microarchitecture).
Key specifications
- Cores
- 1 / threads
- Clock
- 1.06 GHz to 2.33 GHz
- Socket
- Socket M
general
| Extensions | MMX, SSE, SSE2, SSE3 |
|---|---|
| FSB speeds | 533 MT/s to 667 MT/s |
| Instruction set | x86-16, IA-32 |
| L1 cache | 64 KB |
| L2 cache | 1 MB to 2 MB2 MB (Xeon) |
| Max. CPU clock rate | 1.06 GHz to 2.33 GHz |
| Microarchitecture | P6 |
| Models | Celeron M SeriesPentium Dual-Core SeriesCore Solo SeriesCore Duo SeriesXeon LV Series |
| Predecessor | Pentium M |
| Socket | Socket M |
| Sockets | Socket 8Slot 1Socket 370Socket 479 |
| Successor | Intel Core |
| Transistors | 151M 65 nm (C0, D0) |
Saved for this visit only — sign in to keep forever.
Sources
- WIKIPEDIA_PROCESSORS · 2 weeks ago
Related processors
Panther Lake (microprocessor)
Unknown · 2026
- Cores
- 2 / threads
Sierra Forest
Unknown · 2024
Arrow Lake (microprocessor)
Unknown · 2024
Granite Rapids
Unknown · 2024
Lunar Lake
Unknown · 2024
- Cores
- 8 / threads
Emerald Rapids
Unknown · 2023
- Cores
- 8 / threads
- Clock
- 1.9 GHz to 4.2 GHz
- Socket
- LGA 4677